JPS635235Y2 - - Google Patents
Info
- Publication number
- JPS635235Y2 JPS635235Y2 JP1982105714U JP10571482U JPS635235Y2 JP S635235 Y2 JPS635235 Y2 JP S635235Y2 JP 1982105714 U JP1982105714 U JP 1982105714U JP 10571482 U JP10571482 U JP 10571482U JP S635235 Y2 JPS635235 Y2 JP S635235Y2
- Authority
- JP
- Japan
- Prior art keywords
- container
- lead terminal
- pads
- terminal pad
- pad row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10571482U JPS5911449U (ja) | 1982-07-13 | 1982-07-13 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10571482U JPS5911449U (ja) | 1982-07-13 | 1982-07-13 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5911449U JPS5911449U (ja) | 1984-01-24 |
JPS635235Y2 true JPS635235Y2 (en]) | 1988-02-12 |
Family
ID=30247672
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10571482U Granted JPS5911449U (ja) | 1982-07-13 | 1982-07-13 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5911449U (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114080739A (zh) * | 2019-09-04 | 2022-02-22 | 索尼半导体解决方案公司 | 半导体激光器驱动装置及其制造方法、电子设备 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6011649Y2 (ja) * | 1979-08-30 | 1985-04-17 | 日本電信電話株式会社 | Lsiチツプ搭載用ケ−ス |
-
1982
- 1982-07-13 JP JP10571482U patent/JPS5911449U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5911449U (ja) | 1984-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6127833A (en) | Test carrier for attaching a semiconductor device | |
EP0681186A2 (en) | Method for probing a semiconductor wafer | |
JPS63211660A (ja) | 集積回路用高端子数パッケージ | |
JP2005010147A (ja) | 検査機能付きモジュール及びその検査方法。 | |
US6177722B1 (en) | Leadless array package | |
US20050248011A1 (en) | Flip chip semiconductor package for testing bump and method of fabricating the same | |
US6677668B1 (en) | Configuration for testing a substrate mounted with a most performance-demanding integrated circuit | |
JP2907127B2 (ja) | マルチチップモジュール | |
KR100687687B1 (ko) | 멀티칩 모듈 패키징 방법 | |
JPS6221016Y2 (en]) | ||
JPS635235Y2 (en]) | ||
KR20040080739A (ko) | 테스트 패드를 갖는 반도체 칩과 그를 이용한 테이프캐리어 패키지 | |
JP3166490B2 (ja) | Bga型半導体装置 | |
KR20080000879A (ko) | 비지에이 반도체 칩 패키지 및 이의 검사 방법 | |
KR960035997A (ko) | 반도체 패키지 및 그 제조방법 | |
JP2571023B2 (ja) | Bga型半導体装置 | |
KR100216992B1 (ko) | 복수의 전원배선이 형성된 검사용 기판 | |
JP2006278374A (ja) | 半導体装置及びその実装構造 | |
JPH09330993A (ja) | 半導体装置 | |
JPH06232295A (ja) | 集積回路 | |
US20080121878A1 (en) | Interposer, semiconductor chip mounted sub-board, and semiconductor package | |
JPS62279648A (ja) | 半導体集積回路装置 | |
JP4303772B2 (ja) | 半導体パッケージ | |
JP2901518B2 (ja) | マルチチップ半導体装置 | |
JPS635236Y2 (en]) |